Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
621	IBM 1620 Simulator Usage 01-Dec-2008 COPYRIGHT NOTICE The following copyright notice applies to the SIMH source, binary, and documentation: Original code published in[removed], written by Robert M Supnik Copyright (c) 1 Add to Reading List Source URL: simh.trailing-edge.com Language: English - Date: 2009-02-08 11:31:56 Computer hardware Booting Central processing unit Punched tape Punched card input/output Minicomputers Instruction set architectures Computer architecture Computing IBM
622	How the VAX Lost Its POLY (and EMOD and ACB_floating too) Mary Payne was the maven of floating point at DEC. A physicist by training and an applied mathematician by choice, she had become involved with various implementa Add to Reading List Source URL: simh.trailing-edge.com Language: English - Date: 2011-09-25 14:19:44 Central processing unit Minicomputers Computer arithmetic Instruction set architectures VAX V-11 Microcode PDP-11 Rigel Computer architecture Computing Computer hardware
623	The Case Of The Missing PLA Term, or, Microcode Bugs I Have Known Bob Supnik, 24-Sep-2004 Introduction Perusing a recently scanned copy of a later PDP-11 system manual (the PDP11/84), I was surprised to see two entries i Add to Reading List Source URL: simh.trailing-edge.com Language: English - Date: 2011-11-11 12:55:59 Central processing unit PDP-11 Firmware Microcode PDP-11 architecture VAX Instruction set DEC Alpha Motorola 68000 family Computer architecture Instruction set architectures Minicomputers
624	Optimizing Codecs for Microsoft Windows AMD64 - 4 Add to Reading List Source URL: download.microsoft.com Language: English - Date: 2004-04-29 15:51:14 X86 architecture Central processing unit Instruction set architectures Machine code X86 SSE2 3DNow! Data structure alignment MMX Computer architecture Computing X86 instructions
625	INTRODUCTION These notes, used in a two-part four-hour short course, introduce the reader (mostly the scientific programmer) to some of the main scalar optimization concepts and techniques associated with modern supersca Add to Reading List Source URL: sc.tamu.edu Language: English - Date: 2006-07-28 17:21:05 Central processing unit R10000 CPU cache Superscalar Software pipelining Instruction set R8000 MIPS architecture Computer hardware Computer architecture Computing
626	Free Forms Courtesy of FreeTaxUSA.com Prepare, Print, and E-File Your Federal Tax Return for FREE!! Add to Reading List Source URL: www.freetaxusa.com Language: English - Date: 2013-10-15 14:04:48 Central processing unit Instruction set
627	Programming and Interfacing the 8051 Microcontroller in C and Assembly Sencer Yeralan, P.E., Ph.D. Helen Emery Add to Reading List Source URL: www.rigelcorp.com Language: English - Date: 2006-07-13 13:37:11 Computer hardware Central processing unit Assembly languages Intel MCS-51 Instruction set Binary-coded decimal Addressing mode Analog-to-digital converter PIC microcontroller Computer architecture Microcontrollers Electronic engineering
628	This article was published in an Elsevier journal. The attached copy is furnished to the author for non-commercial research and education use, including for instruction at the author’s institution, sharing with colleag Add to Reading List Source URL: users.cms.caltech.edu Language: English - Date: 2007-09-02 06:47:28 Joseph Fourier Unitary operators Digital signal processing Spectral method Fourier series Discrete Fourier transform Pseudo-spectral method Fourier transform Mathematical analysis Numerical analysis Fourier analysis
629	Plan to Implement and Evaluate the Dyslexia Pilot Project Please respond to the following components and questions: Screening Instrument Screening instruments shall reliably measure phonological processing and rapid nami Add to Reading List Source URL: education.ohio.gov Language: English - Date: 2014-01-21 15:43:24 Reading Developmental dyslexia Literacy DIBELS Dyslexia Differentiated instruction Response to intervention Dyslexia interventions Education Special education Educational psychology
630	A Coarse Grained Reconfigurable Architecture Framework supporting Macro-Dataflow Execution Add to Reading List Source URL: etd.ncsi.iisc.ernet.in Language: English - Date: 2014-04-23 02:19:41 Parallel computing Dataflow Instruction-level parallelism Multi-core processor Microarchitecture Compiler Central processing unit Granularity Computer architecture Computing Computer engineering

UPDATE